AuthorWrite something about yourself. No need to be fancy, just an overview. ArchivesCategories |
Back to Blog
Analog rc filter designer4/24/2023 ![]() In order to overcome the long locking time, high design effort, as well as high power and silicon budget of PLL and DLL clock multipliers, it is necessary to investigate the viability of designing clock multipliers using novel clock phase interpolation techniques. ![]() However, as it is well known, using clock dividers or PPF to generate primary phases causes large phase errors due to device or layout mismatches, which result in degraded jitter performance. ![]() adopt the passive RC polyphase filter (PPF) to generate the primary phases that are then interpolated to obtain the necessary sub-phases. uses the divider to generate the primary phase and direct clock cycle interpolation to generate 2 N times the input frequency. Several clock interpolation-based frequency multipliers have been proposed. Since the clock multipliers in this category are generally digital intensive, it is very convenient to make them portable among different processes. These methods, therefore, considerably reduce the overall cost of the design and accelerate time-to-market for new designs. On the contrary, clock phase interpolation methods offer a solution for producing a multiplied frequency with significantly reduced lock/settle time, less power consumption, and smaller silicon area. In addition, DLL/PLL-based circuits require substantial amounts of design effort and time, and experienced designers are needed to migrate the same functions from one process to another. PLLs and DLLs offer good solutions for accurate clock generation however, they generally require a long time to lock or settle due to the feedback operation. In general, there are a few methods to realize frequency multiplication: phase-locked loops (PLLs), delay-locked loops (DLLs), and clock phase interpolation. The clock frequency multiplier has many applications in integrated circuits, especially for modern system-on-chip (SoC) designs.
0 Comments
Read More
Leave a Reply. |